Skip to main content

self adapting design techniques for power constrained processors