Skip to main content
  • SSCS
    Members: Free
    IEEE Members: $10.00
    Non-members: $20.00
    Pages/Slides: 98
16 Feb 2020

Abstract: In recent years, time-interleaving analog-to-digital converters (ADCs) have become more popular, especially for high sample rate applications such as wireline communications. This tutorial will cover the fundamentals of timeinterleaved sampling, including an introduction to aliasing and an explanation of how mismatch in time-interleaved architectures can cause aliasing artifacts to appear. Practical methods to implement time-interleaved ADCs and combat these mismatch-induced effects will also be presented.

More Like This

  • SSCS
    Members: Free
    IEEE Members: $11.00
    Non-members: $15.00
  • SSCS
    Members: Free
    IEEE Members: $8.00
    Non-members: $15.00
  • SSCS
    Members: Free
    IEEE Members: $8.00
    Non-members: $15.00