Skip to main content

Module 2: A 1.41 pJ/b 224 Gb/s PAM-4 SerDes Receiver with 31dB Loss Compensation Video

Behzad Razavi

DOI
10.17023/g784-5v67
  • SSCS
    Members: Free
    IEEE Members: $8.00
    Non-members: $15.00
    Length: 46:05
25 Feb 2023

Abstract: This module is concerned with a 224-Gb/s PAM4 receiver with 31-dB loss compensation. We go over some of the challenges and study the RX architecture. Next, we study the implementation of the analog front end, the ADC front end, clocking, and the loop-unrolled SAR ADC. Finally, we analyze the experimental results.

Tags:
sscs
2023
isscc
wireline
Behzad
receiver
analog

More Like This

Cryo-CMOS Integrated Circuits for Silicon Qubits in the Quantum Computing Stack Video
30 Oct 2024

Cryo-CMOS Integrated Circuits for Silicon Qubits in the Quantum Computing Stack Video

  • SSCS
    Members: Free
    IEEE Members: $8.00
    Non-members: $15.00
Cryo-CMOS Integrated Circuits for Silicon Qubits in the Quantum Computing Stack Slides
30 Oct 2024

Cryo-CMOS Integrated Circuits for Silicon Qubits in the Quantum Computing Stack Slides

  • SSCS
    Members: Free
    IEEE Members: $11.00
    Non-members: $15.00
Modeling and Simulation of Silicon Photonics Systems in SystemVerilog Slides
12 Aug 2024

Modeling and Simulation of Silicon Photonics Systems in SystemVerilog Slides

  • SSCS
    Members: Free
    IEEE Members: $11.00
    Non-members: $15.00