Skip to main content

isscc

Module 5: A 1-58.125-Gb/s, 5-33dB IL Multi-protocal Ethernet-Compliant Analog PAM4 Receiver with 16 DFE Taps in 10nm Video
28 Feb 2023

Module 5: A 1-58.125-Gb/s, 5-33dB IL Multi-protocal Ethernet-Compliant Analog PAM4 Receiver with 16 DFE Taps in 10nm Video

  • SSCS
    Members: Free
    IEEE Members: $8.00
    Non-members: $15.00
Module 4: An 182mW 1-60Gbps Configurable PAM4/NRZ Transceiver for Large Scale ASIC Integration in 7-nm FinFet Technology Video
27 Feb 2023

Module 4: An 182mW 1-60Gbps Configurable PAM4/NRZ Transceiver for Large Scale ASIC Integration in 7-nm FinFet Technology Video

  • SSCS
    Members: Free
    IEEE Members: $8.00
    Non-members: $15.00
Module 3: A 112.5Gb/s ADC-DSP-Based PAM-4 Long Reach Transceiver with >50dB Channel Loss in 5nm FinFET Video
26 Feb 2023

Module 3: A 112.5Gb/s ADC-DSP-Based PAM-4 Long Reach Transceiver with >50dB Channel Loss in 5nm FinFET Video

  • SSCS
    Members: Free
    IEEE Members: $8.00
    Non-members: $15.00
Module 2: A 1.41 pJ/b 224 Gb/s PAM-4 SerDes Receiver with 31dB Loss Compensation Video
25 Feb 2023

Module 2: A 1.41 pJ/b 224 Gb/s PAM-4 SerDes Receiver with 31dB Loss Compensation Video

  • SSCS
    Members: Free
    IEEE Members: $8.00
    Non-members: $15.00
Module 1: Brief Review of Wireline Fundamentals Video
24 Feb 2023

Module 1: Brief Review of Wireline Fundamentals Video

  • SSCS
    Members: Free
    IEEE Members: $8.00
    Non-members: $15.00
Processor Clock Generation, Distribution, and Clock Sensor/Management Loops Slides and Transcript
14 Feb 2020

Processor Clock Generation, Distribution, and Clock Sensor/Management Loops Slides and Transcript

  • SSCS
    Members: Free
    IEEE Members: $10.00
    Non-members: $20.00
Introduction to PLLs: Phase Noise, Modeling, and Key Wireless Design Considerations Slides and Transcript
14 Feb 2020

Introduction to PLLs: Phase Noise, Modeling, and Key Wireless Design Considerations Slides and Transcript

  • SSCS
    Members: Free
    IEEE Members: $10.00
    Non-members: $20.00
Processor Clock Generation, Distribution, and Clock Sensor/Management Loops Video
14 Feb 2020

Processor Clock Generation, Distribution, and Clock Sensor/Management Loops Video

  • SSCS
    Members: Free
    IEEE Members: $25.00
    Non-members: $40.00
Clocking, clock distribution, and clock management in wireline and wireless subsystems Video
14 Feb 2020

Clocking, clock distribution, and clock management in wireline and wireless subsystems Video

  • SSCS
    Members: Free
    IEEE Members: $25.00
    Non-members: $40.00
Clocking, clock distribution, and clock management in wireline and wireless subsystems Slides and Transcript
14 Feb 2020

Clocking, clock distribution, and clock management in wireline and wireless subsystems Slides and Transcript

  • SSCS
    Members: Free
    IEEE Members: $10.00
    Non-members: $20.00
PLL Architectures, Tradeoffs, and Key Application Considerations Slides and Transcript
14 Feb 2020

PLL Architectures, Tradeoffs, and Key Application Considerations Slides and Transcript

  • SSCS
    Members: Free
    IEEE Members: $10.00
    Non-members: $20.00
Introduction to PLLs: Phase Noise, Modeling, and Key Wireless Design Considerations Video
14 Feb 2020

Introduction to PLLs: Phase Noise, Modeling, and Key Wireless Design Considerations Video

  • SSCS
    Members: Free
    IEEE Members: $25.00
    Non-members: $40.00
Subscribe to isscc